Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 | /* * Copyright (c) 2016-2020 Apple Inc. All rights reserved. * * @APPLE_OSREFERENCE_LICENSE_HEADER_START@ * * This file contains Original Code and/or Modifications of Original Code * as defined in and that are subject to the Apple Public Source License * Version 2.0 (the 'License'). You may not use this file except in * compliance with the License. The rights granted to you under the License * may not be used to create, or enable the creation or redistribution of, * unlawful or unlicensed copies of an Apple operating system, or to * circumvent, violate, or enable the circumvention or violation of, any * terms of an Apple operating system software license agreement. * * Please obtain a copy of the License at * http://www.opensource.apple.com/apsl/ and read it before using this file. * * The Original Code and all software distributed under the License are * distributed on an 'AS IS' basis, WITHOUT WARRANTY OF ANY KIND, EITHER * EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES, * INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT OR NON-INFRINGEMENT. * Please see the License for the specific language governing rights and * limitations under the License. * * @APPLE_OSREFERENCE_LICENSE_HEADER_END@ */ #include <stdint.h> #include <string.h> #include <vm/vm_kern.h> #include <vm/vm_map.h> #include <kern/assert.h> #include <machine/machine_routines.h> #include <kern/locks.h> #include <kern/simple_lock.h> #include <kern/debug.h> #include <mach/mach_vm.h> #include <mach/vm_param.h> #include <libkern/libkern.h> #include <sys/queue.h> #include <vm/pmap.h> #include <kasan.h> #include <kasan_internal.h> #include <memintrinsics.h> #include <pexpert/device_tree.h> #include <pexpert/arm64/boot.h> #include <arm64/tlb.h> #include <libkern/kernel_mach_header.h> extern uint64_t *cpu_tte; extern unsigned long gVirtBase, gPhysBase; typedef uint64_t pmap_paddr_t; extern vm_map_address_t phystokv(pmap_paddr_t pa); vm_offset_t physmap_vbase; vm_offset_t physmap_vtop; vm_offset_t shadow_pbase; vm_offset_t shadow_ptop; #if HIBERNATION // if we're building a kernel with hibernation support, hibernate_write_image depends on this symbol vm_offset_t shadow_pnext; #else static vm_offset_t shadow_pnext; #endif static vm_offset_t zero_page_phys; static vm_offset_t bootstrap_pgtable_phys; extern vm_offset_t intstack, intstack_top; extern vm_offset_t excepstack, excepstack_top; void kasan_bootstrap(boot_args *, vm_offset_t pgtable); #define KASAN_OFFSET_ARM64 0xe000000000000000ULL /* Defined in makedefs/MakeInc.def */ #if defined(ARM_LARGE_MEMORY) #define KASAN_SHADOW_MIN (VM_MAX_KERNEL_ADDRESS+1) #define KASAN_SHADOW_MAX 0xffffffffffffffffULL #else #define KASAN_SHADOW_MIN 0xfffffffc00000000ULL #define KASAN_SHADOW_MAX 0xffffffff80000000ULL #endif _Static_assert(KASAN_OFFSET == KASAN_OFFSET_ARM64, "KASan inconsistent shadow offset"); _Static_assert(VM_MAX_KERNEL_ADDRESS < KASAN_SHADOW_MIN, "KASan shadow overlaps with kernel VM"); _Static_assert((VM_MIN_KERNEL_ADDRESS >> KASAN_SCALE) + KASAN_OFFSET_ARM64 >= KASAN_SHADOW_MIN, "KASan shadow does not cover kernel VM"); _Static_assert((VM_MAX_KERNEL_ADDRESS >> KASAN_SCALE) + KASAN_OFFSET_ARM64 < KASAN_SHADOW_MAX, "KASan shadow does not cover kernel VM"); static uintptr_t alloc_page(void) { if (shadow_pnext + ARM_PGBYTES >= shadow_ptop) { panic("KASAN: OOM"); } uintptr_t mem = shadow_pnext; shadow_pnext += ARM_PGBYTES; shadow_pages_used++; return mem; } static uintptr_t alloc_zero_page(void) { uintptr_t mem = alloc_page(); __nosan_bzero((void *)phystokv(mem), ARM_PGBYTES); return mem; } static void align_to_page(vm_offset_t *addrp, vm_offset_t *sizep) { vm_offset_t addr_aligned = vm_map_trunc_page(*addrp, ARM_PGMASK); *sizep = vm_map_round_page(*sizep + (*addrp - addr_aligned), ARM_PGMASK); *addrp = addr_aligned; } static void kasan_map_shadow_internal(vm_offset_t address, vm_size_t size, bool is_zero, bool back_page) { size = (size + 0x7UL) & ~0x7UL; vm_offset_t shadow_base = vm_map_trunc_page(SHADOW_FOR_ADDRESS(address), ARM_PGMASK); vm_offset_t shadow_top = vm_map_round_page(SHADOW_FOR_ADDRESS(address + size), ARM_PGMASK); assert(shadow_base >= KASAN_SHADOW_MIN && shadow_top <= KASAN_SHADOW_MAX); assert((size & 0x7) == 0); for (; shadow_base < shadow_top; shadow_base += ARM_PGBYTES) { uint64_t *base = cpu_tte; uint64_t *pte; /* lookup L1 entry */ pte = base + ((shadow_base & ARM_TT_L1_INDEX_MASK) >> ARM_TT_L1_SHIFT); if (*pte & ARM_TTE_VALID) { assert((*pte & ARM_TTE_TYPE_MASK) == ARM_TTE_TYPE_TABLE); } else { /* create new L1 table */ *pte = ((uint64_t)alloc_zero_page() & ARM_TTE_TABLE_MASK) | ARM_TTE_VALID | ARM_TTE_TYPE_TABLE; } base = (uint64_t *)phystokv(*pte & ARM_TTE_TABLE_MASK); /* lookup L2 entry */ pte = base + ((shadow_base & ARM_TT_L2_INDEX_MASK) >> ARM_TT_L2_SHIFT); if (*pte & ARM_TTE_VALID) { assert((*pte & ARM_TTE_TYPE_MASK) == ARM_TTE_TYPE_TABLE); } else { /* create new L3 table */ *pte = ((uint64_t)alloc_zero_page() & ARM_TTE_TABLE_MASK) | ARM_TTE_VALID | ARM_TTE_TYPE_TABLE; } base = (uint64_t *)phystokv(*pte & ARM_TTE_TABLE_MASK); if (!back_page) { continue; } /* lookup L3 entry */ pte = base + ((shadow_base & ARM_TT_L3_INDEX_MASK) >> ARM_TT_L3_SHIFT); if ((*pte & ARM_PTE_TYPE_VALID) && ((((*pte) & ARM_PTE_APMASK) != ARM_PTE_AP(AP_RONA)) || is_zero)) { /* nothing to do - page already mapped and we are not * upgrading */ } else { /* create new L3 entry */ uint64_t newpte; if (is_zero) { /* map the zero page RO */ newpte = (uint64_t)zero_page_phys | ARM_PTE_AP(AP_RONA); } else { /* map a fresh page RW */ newpte = (uint64_t)alloc_zero_page() | ARM_PTE_AP(AP_RWNA); } newpte |= ARM_PTE_TYPE_VALID | ARM_PTE_AF | ARM_PTE_SH(SH_OUTER_MEMORY) | ARM_PTE_ATTRINDX(CACHE_ATTRINDX_DEFAULT) | ARM_PTE_NX | ARM_PTE_PNX; *pte = newpte; } } flush_mmu_tlb(); } void kasan_map_shadow(vm_offset_t address, vm_size_t size, bool is_zero) { kasan_map_shadow_internal(address, size, is_zero, true); } /* * TODO: mappings here can be reclaimed after kasan_init() */ static void kasan_map_shadow_early(vm_offset_t address, vm_size_t size, bool is_zero) { align_to_page(&address, &size); vm_size_t j; uint64_t *pte; for (j = 0; j < size; j += ARM_PGBYTES) { vm_offset_t virt_shadow_target = (vm_offset_t)SHADOW_FOR_ADDRESS(address + j); assert(virt_shadow_target >= KASAN_SHADOW_MIN); assert(virt_shadow_target < KASAN_SHADOW_MAX); uint64_t *base = (uint64_t *)bootstrap_pgtable_phys; /* lookup L1 entry */ pte = base + ((virt_shadow_target & ARM_TT_L1_INDEX_MASK) >> ARM_TT_L1_SHIFT); if (*pte & ARM_TTE_VALID) { assert((*pte & ARM_TTE_TYPE_MASK) == ARM_TTE_TYPE_TABLE); } else { /* create new L1 table */ vm_address_t pg = alloc_page(); __nosan_bzero((void *)pg, ARM_PGBYTES); *pte = ((uint64_t)pg & ARM_TTE_TABLE_MASK) | ARM_TTE_VALID | ARM_TTE_TYPE_TABLE; } base = (uint64_t *)(*pte & ARM_TTE_TABLE_MASK); /* lookup L2 entry */ pte = base + ((virt_shadow_target & ARM_TT_L2_INDEX_MASK) >> ARM_TT_L2_SHIFT); if (*pte & ARM_TTE_VALID) { assert((*pte & ARM_TTE_TYPE_MASK) == ARM_TTE_TYPE_TABLE); } else { /* create new L3 table */ vm_address_t pg = alloc_page(); __nosan_bzero((void *)pg, ARM_PGBYTES); *pte = ((uint64_t)pg & ARM_TTE_TABLE_MASK) | ARM_TTE_VALID | ARM_TTE_TYPE_TABLE; } base = (uint64_t *)(*pte & ARM_TTE_TABLE_MASK); /* lookup L3 entry */ pte = base + ((virt_shadow_target & ARM_TT_L3_INDEX_MASK) >> ARM_TT_L3_SHIFT); if ((*pte & (ARM_PTE_TYPE | ARM_PTE_APMASK)) == (ARM_PTE_TYPE_VALID | ARM_PTE_AP(AP_RWNA))) { /* L3 entry valid and mapped RW - do nothing */ } else { /* Not mapped, or mapped RO - create new L3 entry or upgrade to RW */ uint64_t newpte; if (is_zero) { /* map the zero page RO */ newpte = (uint64_t)zero_page_phys | ARM_PTE_AP(AP_RONA); } else { /* map a fresh page RW */ vm_address_t pg = alloc_page(); __nosan_bzero((void *)pg, ARM_PGBYTES); newpte = pg | ARM_PTE_AP(AP_RWNA); } /* add the default attributes */ newpte |= ARM_PTE_TYPE_VALID | ARM_PTE_AF | ARM_PTE_SH(SH_OUTER_MEMORY) | ARM_PTE_ATTRINDX(CACHE_ATTRINDX_DEFAULT) | ARM_PTE_NX | ARM_PTE_PNX; *pte = newpte; } } flush_mmu_tlb(); } void kasan_arch_init(void) { /* Map the physical aperture */ kasan_map_shadow(physmap_vbase, physmap_vtop - physmap_vbase, true); #if defined(KERNEL_INTEGRITY_KTRR) || defined(KERNEL_INTEGRITY_CTRR) /* Pre-allocate all the L3 page table pages to avoid triggering KTRR */ kasan_map_shadow_internal(VM_MIN_KERNEL_ADDRESS, VM_MAX_KERNEL_ADDRESS - VM_MIN_KERNEL_ADDRESS + 1, false, false); #endif } /* * Steal memory for the shadow, and shadow map the bootstrap page tables so we can * run until kasan_init(). Called while running with identity (V=P) map active. */ void kasan_bootstrap(boot_args *args, vm_offset_t pgtable) { uintptr_t tosteal; vm_address_t pbase = args->physBase; vm_address_t ptop = args->topOfKernelData; vm_offset_t extra = (vm_offset_t)&_mh_execute_header - pbase; kernel_vbase = args->virtBase; kernel_vtop = args->virtBase + ptop - pbase; tosteal = (args->memSize * STOLEN_MEM_PERCENT) / 100 + STOLEN_MEM_BYTES; tosteal = vm_map_trunc_page(tosteal, ARM_PGMASK); args->memSize -= tosteal; /* Initialize the page allocator */ shadow_pbase = vm_map_round_page(pbase + args->memSize, ARM_PGMASK); shadow_ptop = shadow_pbase + tosteal; shadow_pnext = shadow_pbase; shadow_pages_total = (uint32_t)((shadow_ptop - shadow_pbase) / ARM_PGBYTES); /* Set aside a page of zeros we can use for dummy shadow mappings */ zero_page_phys = alloc_page(); __nosan_bzero((void *)zero_page_phys, ARM_PGBYTES); /* Shadow the KVA bootstrap mapping: start of kernel Mach-O to end of physical */ bootstrap_pgtable_phys = pgtable; kasan_map_shadow_early(kernel_vbase + extra, args->memSize - extra, true); /* Shadow the early stacks */ vm_offset_t p2v = args->virtBase - args->physBase; vm_offset_t intstack_virt = (vm_offset_t)&intstack + p2v; vm_offset_t excepstack_virt = (vm_offset_t)&excepstack + p2v; vm_offset_t intstack_size = (vm_offset_t)&intstack_top - (vm_offset_t)&intstack; vm_offset_t excepstack_size = (vm_offset_t)&excepstack_top - (vm_offset_t)&excepstack; kasan_map_shadow_early(intstack_virt, intstack_size, false); kasan_map_shadow_early(excepstack_virt, excepstack_size, false); if ((vm_offset_t)args->deviceTreeP - p2v < (vm_offset_t)&_mh_execute_header) { kasan_map_shadow_early((vm_offset_t)args->deviceTreeP, args->deviceTreeLength, false); } } bool kasan_is_shadow_mapped(uintptr_t shadowp) { uint64_t *pte; uint64_t *base = cpu_tte; assert(shadowp >= KASAN_SHADOW_MIN); assert(shadowp < KASAN_SHADOW_MAX); /* lookup L1 entry */ pte = base + ((shadowp & ARM_TT_L1_INDEX_MASK) >> ARM_TT_L1_SHIFT); if (!(*pte & ARM_TTE_VALID)) { return false; } base = (uint64_t *)phystokv(*pte & ARM_TTE_TABLE_MASK); /* lookup L2 entry */ pte = base + ((shadowp & ARM_TT_L2_INDEX_MASK) >> ARM_TT_L2_SHIFT); if (!(*pte & ARM_TTE_VALID)) { return false; } base = (uint64_t *)phystokv(*pte & ARM_TTE_TABLE_MASK); /* lookup L3 entry */ pte = base + ((shadowp & ARM_TT_L3_INDEX_MASK) >> ARM_TT_L3_SHIFT); if (!(*pte & ARM_PTE_TYPE_VALID)) { return false; } return true; } |