Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 | /* * Copyright (c) 2004-2006 Apple Computer, Inc. All rights reserved. * * @APPLE_OSREFERENCE_LICENSE_HEADER_START@ * * This file contains Original Code and/or Modifications of Original Code * as defined in and that are subject to the Apple Public Source License * Version 2.0 (the 'License'). You may not use this file except in * compliance with the License. The rights granted to you under the License * may not be used to create, or enable the creation or redistribution of, * unlawful or unlicensed copies of an Apple operating system, or to * circumvent, violate, or enable the circumvention or violation of, any * terms of an Apple operating system software license agreement. * * Please obtain a copy of the License at * http://www.opensource.apple.com/apsl/ and read it before using this file. * * The Original Code and all software distributed under the License are * distributed on an 'AS IS' basis, WITHOUT WARRANTY OF ANY KIND, EITHER * EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES, * INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT OR NON-INFRINGEMENT. * Please see the License for the specific language governing rights and * limitations under the License. * * @APPLE_OSREFERENCE_LICENSE_HEADER_END@ */ /* * @OSF_COPYRIGHT@ */ #ifndef _MACH_I386__STRUCTS_H_ #define _MACH_I386__STRUCTS_H_ #if defined (__i386__) || defined (__x86_64__) #include <sys/cdefs.h> /* __DARWIN_UNIX03 */ #include <machine/types.h> /* __uint8_t */ /* * i386 is the structure that is exported to user threads for * use in status/mutate calls. This structure should never change. * */ #if __DARWIN_UNIX03 #define _STRUCT_X86_THREAD_STATE32 struct __darwin_i386_thread_state _STRUCT_X86_THREAD_STATE32 { unsigned int __eax; unsigned int __ebx; unsigned int __ecx; unsigned int __edx; unsigned int __edi; unsigned int __esi; unsigned int __ebp; unsigned int __esp; unsigned int __ss; unsigned int __eflags; unsigned int __eip; unsigned int __cs; unsigned int __ds; unsigned int __es; unsigned int __fs; unsigned int __gs; }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_X86_THREAD_STATE32 struct i386_thread_state _STRUCT_X86_THREAD_STATE32 { unsigned int eax; unsigned int ebx; unsigned int ecx; unsigned int edx; unsigned int edi; unsigned int esi; unsigned int ebp; unsigned int esp; unsigned int ss; unsigned int eflags; unsigned int eip; unsigned int cs; unsigned int ds; unsigned int es; unsigned int fs; unsigned int gs; }; #endif /* !__DARWIN_UNIX03 */ /* This structure should be double-word aligned for performance */ #if __DARWIN_UNIX03 #define _STRUCT_FP_CONTROL struct __darwin_fp_control _STRUCT_FP_CONTROL { unsigned short __invalid :1, __denorm :1, __zdiv :1, __ovrfl :1, __undfl :1, __precis :1, :2, __pc :2, #if !defined(_POSIX_C_SOURCE) || defined(_DARWIN_C_SOURCE) #define FP_PREC_24B 0 #define FP_PREC_53B 2 #define FP_PREC_64B 3 #endif /* !_POSIX_C_SOURCE || _DARWIN_C_SOURCE */ __rc :2, #if !defined(_POSIX_C_SOURCE) || defined(_DARWIN_C_SOURCE) #define FP_RND_NEAR 0 #define FP_RND_DOWN 1 #define FP_RND_UP 2 #define FP_CHOP 3 #endif /* !_POSIX_C_SOURCE || _DARWIN_C_SOURCE */ /*inf*/ :1, :3; }; typedef _STRUCT_FP_CONTROL __darwin_fp_control_t; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_FP_CONTROL struct fp_control _STRUCT_FP_CONTROL { unsigned short invalid :1, denorm :1, zdiv :1, ovrfl :1, undfl :1, precis :1, :2, pc :2, #define FP_PREC_24B 0 #define FP_PREC_53B 2 #define FP_PREC_64B 3 rc :2, #define FP_RND_NEAR 0 #define FP_RND_DOWN 1 #define FP_RND_UP 2 #define FP_CHOP 3 /*inf*/ :1, :3; }; typedef _STRUCT_FP_CONTROL fp_control_t; #endif /* !__DARWIN_UNIX03 */ /* * Status word. */ #if __DARWIN_UNIX03 #define _STRUCT_FP_STATUS struct __darwin_fp_status _STRUCT_FP_STATUS { unsigned short __invalid :1, __denorm :1, __zdiv :1, __ovrfl :1, __undfl :1, __precis :1, __stkflt :1, __errsumm :1, __c0 :1, __c1 :1, __c2 :1, __tos :3, __c3 :1, __busy :1; }; typedef _STRUCT_FP_STATUS __darwin_fp_status_t; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_FP_STATUS struct fp_status _STRUCT_FP_STATUS { unsigned short invalid :1, denorm :1, zdiv :1, ovrfl :1, undfl :1, precis :1, stkflt :1, errsumm :1, c0 :1, c1 :1, c2 :1, tos :3, c3 :1, busy :1; }; typedef _STRUCT_FP_STATUS fp_status_t; #endif /* !__DARWIN_UNIX03 */ /* defn of 80bit x87 FPU or MMX register */ #if __DARWIN_UNIX03 #define _STRUCT_MMST_REG struct __darwin_mmst_reg _STRUCT_MMST_REG { char __mmst_reg[10]; char __mmst_rsrv[6]; }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_MMST_REG struct mmst_reg _STRUCT_MMST_REG { char mmst_reg[10]; char mmst_rsrv[6]; }; #endif /* !__DARWIN_UNIX03 */ /* defn of 128 bit XMM regs */ #if __DARWIN_UNIX03 #define _STRUCT_XMM_REG struct __darwin_xmm_reg _STRUCT_XMM_REG { char __xmm_reg[16]; }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_XMM_REG struct xmm_reg _STRUCT_XMM_REG { char xmm_reg[16]; }; #endif /* !__DARWIN_UNIX03 */ /* defn of 256 bit YMM regs */ #if __DARWIN_UNIX03 #define _STRUCT_YMM_REG struct __darwin_ymm_reg _STRUCT_YMM_REG { char __ymm_reg[32]; }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_YMM_REG struct ymm_reg _STRUCT_YMM_REG { char ymm_reg[32]; }; #endif /* !__DARWIN_UNIX03 */ /* defn of 512 bit ZMM regs */ #if __DARWIN_UNIX03 #define _STRUCT_ZMM_REG struct __darwin_zmm_reg _STRUCT_ZMM_REG { char __zmm_reg[64]; }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_ZMM_REG struct zmm_reg _STRUCT_ZMM_REG { char zmm_reg[64]; }; #endif /* !__DARWIN_UNIX03 */ #if __DARWIN_UNIX03 #define _STRUCT_OPMASK_REG struct __darwin_opmask_reg _STRUCT_OPMASK_REG { char __opmask_reg[8]; }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_OPMASK_REG struct opmask_reg _STRUCT_OPMASK_REG { char opmask_reg[8]; }; #endif /* !__DARWIN_UNIX03 */ /* * Floating point state. */ #if !defined(_POSIX_C_SOURCE) || defined(_DARWIN_C_SOURCE) #define FP_STATE_BYTES 512 /* number of chars worth of data from fpu_fcw */ #endif /* !_POSIX_C_SOURCE || _DARWIN_C_SOURCE */ #if __DARWIN_UNIX03 #define _STRUCT_X86_FLOAT_STATE32 struct __darwin_i386_float_state _STRUCT_X86_FLOAT_STATE32 { int __fpu_reserved[2]; _STRUCT_FP_CONTROL __fpu_fcw; /* x87 FPU control word */ _STRUCT_FP_STATUS __fpu_fsw; /* x87 FPU status word */ __uint8_t __fpu_ftw; /* x87 FPU tag word */ __uint8_t __fpu_rsrv1; /* reserved */ __uint16_t __fpu_fop; /* x87 FPU Opcode */ __uint32_t __fpu_ip; /* x87 FPU Instruction Pointer offset */ __uint16_t __fpu_cs; /* x87 FPU Instruction Pointer Selector */ __uint16_t __fpu_rsrv2; /* reserved */ __uint32_t __fpu_dp; /* x87 FPU Instruction Operand(Data) Pointer offset */ __uint16_t __fpu_ds; /* x87 FPU Instruction Operand(Data) Pointer Selector */ __uint16_t __fpu_rsrv3; /* reserved */ __uint32_t __fpu_mxcsr; /* MXCSR Register state */ __uint32_t __fpu_mxcsrmask; /* MXCSR mask */ _STRUCT_MMST_REG __fpu_stmm0; /* ST0/MM0 */ _STRUCT_MMST_REG __fpu_stmm1; /* ST1/MM1 */ _STRUCT_MMST_REG __fpu_stmm2; /* ST2/MM2 */ _STRUCT_MMST_REG __fpu_stmm3; /* ST3/MM3 */ _STRUCT_MMST_REG __fpu_stmm4; /* ST4/MM4 */ _STRUCT_MMST_REG __fpu_stmm5; /* ST5/MM5 */ _STRUCT_MMST_REG __fpu_stmm6; /* ST6/MM6 */ _STRUCT_MMST_REG __fpu_stmm7; /* ST7/MM7 */ _STRUCT_XMM_REG __fpu_xmm0; /* XMM 0 */ _STRUCT_XMM_REG __fpu_xmm1; /* XMM 1 */ _STRUCT_XMM_REG __fpu_xmm2; /* XMM 2 */ _STRUCT_XMM_REG __fpu_xmm3; /* XMM 3 */ _STRUCT_XMM_REG __fpu_xmm4; /* XMM 4 */ _STRUCT_XMM_REG __fpu_xmm5; /* XMM 5 */ _STRUCT_XMM_REG __fpu_xmm6; /* XMM 6 */ _STRUCT_XMM_REG __fpu_xmm7; /* XMM 7 */ char __fpu_rsrv4[14*16]; /* reserved */ int __fpu_reserved1; }; #define _STRUCT_X86_AVX_STATE32 struct __darwin_i386_avx_state _STRUCT_X86_AVX_STATE32 { int __fpu_reserved[2]; _STRUCT_FP_CONTROL __fpu_fcw; /* x87 FPU control word */ _STRUCT_FP_STATUS __fpu_fsw; /* x87 FPU status word */ __uint8_t __fpu_ftw; /* x87 FPU tag word */ __uint8_t __fpu_rsrv1; /* reserved */ __uint16_t __fpu_fop; /* x87 FPU Opcode */ __uint32_t __fpu_ip; /* x87 FPU Instruction Pointer offset */ __uint16_t __fpu_cs; /* x87 FPU Instruction Pointer Selector */ __uint16_t __fpu_rsrv2; /* reserved */ __uint32_t __fpu_dp; /* x87 FPU Instruction Operand(Data) Pointer offset */ __uint16_t __fpu_ds; /* x87 FPU Instruction Operand(Data) Pointer Selector */ __uint16_t __fpu_rsrv3; /* reserved */ __uint32_t __fpu_mxcsr; /* MXCSR Register state */ __uint32_t __fpu_mxcsrmask; /* MXCSR mask */ _STRUCT_MMST_REG __fpu_stmm0; /* ST0/MM0 */ _STRUCT_MMST_REG __fpu_stmm1; /* ST1/MM1 */ _STRUCT_MMST_REG __fpu_stmm2; /* ST2/MM2 */ _STRUCT_MMST_REG __fpu_stmm3; /* ST3/MM3 */ _STRUCT_MMST_REG __fpu_stmm4; /* ST4/MM4 */ _STRUCT_MMST_REG __fpu_stmm5; /* ST5/MM5 */ _STRUCT_MMST_REG __fpu_stmm6; /* ST6/MM6 */ _STRUCT_MMST_REG __fpu_stmm7; /* ST7/MM7 */ _STRUCT_XMM_REG __fpu_xmm0; /* XMM 0 */ _STRUCT_XMM_REG __fpu_xmm1; /* XMM 1 */ _STRUCT_XMM_REG __fpu_xmm2; /* XMM 2 */ _STRUCT_XMM_REG __fpu_xmm3; /* XMM 3 */ _STRUCT_XMM_REG __fpu_xmm4; /* XMM 4 */ _STRUCT_XMM_REG __fpu_xmm5; /* XMM 5 */ _STRUCT_XMM_REG __fpu_xmm6; /* XMM 6 */ _STRUCT_XMM_REG __fpu_xmm7; /* XMM 7 */ char __fpu_rsrv4[14*16]; /* reserved */ int __fpu_reserved1; char __avx_reserved1[64]; _STRUCT_XMM_REG __fpu_ymmh0; /* YMMH 0 */ _STRUCT_XMM_REG __fpu_ymmh1; /* YMMH 1 */ _STRUCT_XMM_REG __fpu_ymmh2; /* YMMH 2 */ _STRUCT_XMM_REG __fpu_ymmh3; /* YMMH 3 */ _STRUCT_XMM_REG __fpu_ymmh4; /* YMMH 4 */ _STRUCT_XMM_REG __fpu_ymmh5; /* YMMH 5 */ _STRUCT_XMM_REG __fpu_ymmh6; /* YMMH 6 */ _STRUCT_XMM_REG __fpu_ymmh7; /* YMMH 7 */ }; #define _STRUCT_X86_AVX512_STATE32 struct __darwin_i386_avx512_state _STRUCT_X86_AVX512_STATE32 { int __fpu_reserved[2]; _STRUCT_FP_CONTROL __fpu_fcw; /* x87 FPU control word */ _STRUCT_FP_STATUS __fpu_fsw; /* x87 FPU status word */ __uint8_t __fpu_ftw; /* x87 FPU tag word */ __uint8_t __fpu_rsrv1; /* reserved */ __uint16_t __fpu_fop; /* x87 FPU Opcode */ __uint32_t __fpu_ip; /* x87 FPU Instruction Pointer offset */ __uint16_t __fpu_cs; /* x87 FPU Instruction Pointer Selector */ __uint16_t __fpu_rsrv2; /* reserved */ __uint32_t __fpu_dp; /* x87 FPU Instruction Operand(Data) Pointer offset */ __uint16_t __fpu_ds; /* x87 FPU Instruction Operand(Data) Pointer Selector */ __uint16_t __fpu_rsrv3; /* reserved */ __uint32_t __fpu_mxcsr; /* MXCSR Register state */ __uint32_t __fpu_mxcsrmask; /* MXCSR mask */ _STRUCT_MMST_REG __fpu_stmm0; /* ST0/MM0 */ _STRUCT_MMST_REG __fpu_stmm1; /* ST1/MM1 */ _STRUCT_MMST_REG __fpu_stmm2; /* ST2/MM2 */ _STRUCT_MMST_REG __fpu_stmm3; /* ST3/MM3 */ _STRUCT_MMST_REG __fpu_stmm4; /* ST4/MM4 */ _STRUCT_MMST_REG __fpu_stmm5; /* ST5/MM5 */ _STRUCT_MMST_REG __fpu_stmm6; /* ST6/MM6 */ _STRUCT_MMST_REG __fpu_stmm7; /* ST7/MM7 */ _STRUCT_XMM_REG __fpu_xmm0; /* XMM 0 */ _STRUCT_XMM_REG __fpu_xmm1; /* XMM 1 */ _STRUCT_XMM_REG __fpu_xmm2; /* XMM 2 */ _STRUCT_XMM_REG __fpu_xmm3; /* XMM 3 */ _STRUCT_XMM_REG __fpu_xmm4; /* XMM 4 */ _STRUCT_XMM_REG __fpu_xmm5; /* XMM 5 */ _STRUCT_XMM_REG __fpu_xmm6; /* XMM 6 */ _STRUCT_XMM_REG __fpu_xmm7; /* XMM 7 */ char __fpu_rsrv4[14*16]; /* reserved */ int __fpu_reserved1; char __avx_reserved1[64]; _STRUCT_XMM_REG __fpu_ymmh0; /* YMMH 0 */ _STRUCT_XMM_REG __fpu_ymmh1; /* YMMH 1 */ _STRUCT_XMM_REG __fpu_ymmh2; /* YMMH 2 */ _STRUCT_XMM_REG __fpu_ymmh3; /* YMMH 3 */ _STRUCT_XMM_REG __fpu_ymmh4; /* YMMH 4 */ _STRUCT_XMM_REG __fpu_ymmh5; /* YMMH 5 */ _STRUCT_XMM_REG __fpu_ymmh6; /* YMMH 6 */ _STRUCT_XMM_REG __fpu_ymmh7; /* YMMH 7 */ _STRUCT_OPMASK_REG __fpu_k0; /* K0 */ _STRUCT_OPMASK_REG __fpu_k1; /* K1 */ _STRUCT_OPMASK_REG __fpu_k2; /* K2 */ _STRUCT_OPMASK_REG __fpu_k3; /* K3 */ _STRUCT_OPMASK_REG __fpu_k4; /* K4 */ _STRUCT_OPMASK_REG __fpu_k5; /* K5 */ _STRUCT_OPMASK_REG __fpu_k6; /* K6 */ _STRUCT_OPMASK_REG __fpu_k7; /* K7 */ _STRUCT_YMM_REG __fpu_zmmh0; /* ZMMH 0 */ _STRUCT_YMM_REG __fpu_zmmh1; /* ZMMH 1 */ _STRUCT_YMM_REG __fpu_zmmh2; /* ZMMH 2 */ _STRUCT_YMM_REG __fpu_zmmh3; /* ZMMH 3 */ _STRUCT_YMM_REG __fpu_zmmh4; /* ZMMH 4 */ _STRUCT_YMM_REG __fpu_zmmh5; /* ZMMH 5 */ _STRUCT_YMM_REG __fpu_zmmh6; /* ZMMH 6 */ _STRUCT_YMM_REG __fpu_zmmh7; /* ZMMH 7 */ }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_X86_FLOAT_STATE32 struct i386_float_state _STRUCT_X86_FLOAT_STATE32 { int fpu_reserved[2]; _STRUCT_FP_CONTROL fpu_fcw; /* x87 FPU control word */ _STRUCT_FP_STATUS fpu_fsw; /* x87 FPU status word */ __uint8_t fpu_ftw; /* x87 FPU tag word */ __uint8_t fpu_rsrv1; /* reserved */ __uint16_t fpu_fop; /* x87 FPU Opcode */ __uint32_t fpu_ip; /* x87 FPU Instruction Pointer offset */ __uint16_t fpu_cs; /* x87 FPU Instruction Pointer Selector */ __uint16_t fpu_rsrv2; /* reserved */ __uint32_t fpu_dp; /* x87 FPU Instruction Operand(Data) Pointer offset */ __uint16_t fpu_ds; /* x87 FPU Instruction Operand(Data) Pointer Selector */ __uint16_t fpu_rsrv3; /* reserved */ __uint32_t fpu_mxcsr; /* MXCSR Register state */ __uint32_t fpu_mxcsrmask; /* MXCSR mask */ _STRUCT_MMST_REG fpu_stmm0; /* ST0/MM0 */ _STRUCT_MMST_REG fpu_stmm1; /* ST1/MM1 */ _STRUCT_MMST_REG fpu_stmm2; /* ST2/MM2 */ _STRUCT_MMST_REG fpu_stmm3; /* ST3/MM3 */ _STRUCT_MMST_REG fpu_stmm4; /* ST4/MM4 */ _STRUCT_MMST_REG fpu_stmm5; /* ST5/MM5 */ _STRUCT_MMST_REG fpu_stmm6; /* ST6/MM6 */ _STRUCT_MMST_REG fpu_stmm7; /* ST7/MM7 */ _STRUCT_XMM_REG fpu_xmm0; /* XMM 0 */ _STRUCT_XMM_REG fpu_xmm1; /* XMM 1 */ _STRUCT_XMM_REG fpu_xmm2; /* XMM 2 */ _STRUCT_XMM_REG fpu_xmm3; /* XMM 3 */ _STRUCT_XMM_REG fpu_xmm4; /* XMM 4 */ _STRUCT_XMM_REG fpu_xmm5; /* XMM 5 */ _STRUCT_XMM_REG fpu_xmm6; /* XMM 6 */ _STRUCT_XMM_REG fpu_xmm7; /* XMM 7 */ char fpu_rsrv4[14*16]; /* reserved */ int fpu_reserved1; }; #define _STRUCT_X86_AVX_STATE32 struct i386_avx_state _STRUCT_X86_AVX_STATE32 { int fpu_reserved[2]; _STRUCT_FP_CONTROL fpu_fcw; /* x87 FPU control word */ _STRUCT_FP_STATUS fpu_fsw; /* x87 FPU status word */ __uint8_t fpu_ftw; /* x87 FPU tag word */ __uint8_t fpu_rsrv1; /* reserved */ __uint16_t fpu_fop; /* x87 FPU Opcode */ __uint32_t fpu_ip; /* x87 FPU Instruction Pointer offset */ __uint16_t fpu_cs; /* x87 FPU Instruction Pointer Selector */ __uint16_t fpu_rsrv2; /* reserved */ __uint32_t fpu_dp; /* x87 FPU Instruction Operand(Data) Pointer offset */ __uint16_t fpu_ds; /* x87 FPU Instruction Operand(Data) Pointer Selector */ __uint16_t fpu_rsrv3; /* reserved */ __uint32_t fpu_mxcsr; /* MXCSR Register state */ __uint32_t fpu_mxcsrmask; /* MXCSR mask */ _STRUCT_MMST_REG fpu_stmm0; /* ST0/MM0 */ _STRUCT_MMST_REG fpu_stmm1; /* ST1/MM1 */ _STRUCT_MMST_REG fpu_stmm2; /* ST2/MM2 */ _STRUCT_MMST_REG fpu_stmm3; /* ST3/MM3 */ _STRUCT_MMST_REG fpu_stmm4; /* ST4/MM4 */ _STRUCT_MMST_REG fpu_stmm5; /* ST5/MM5 */ _STRUCT_MMST_REG fpu_stmm6; /* ST6/MM6 */ _STRUCT_MMST_REG fpu_stmm7; /* ST7/MM7 */ _STRUCT_XMM_REG fpu_xmm0; /* XMM 0 */ _STRUCT_XMM_REG fpu_xmm1; /* XMM 1 */ _STRUCT_XMM_REG fpu_xmm2; /* XMM 2 */ _STRUCT_XMM_REG fpu_xmm3; /* XMM 3 */ _STRUCT_XMM_REG fpu_xmm4; /* XMM 4 */ _STRUCT_XMM_REG fpu_xmm5; /* XMM 5 */ _STRUCT_XMM_REG fpu_xmm6; /* XMM 6 */ _STRUCT_XMM_REG fpu_xmm7; /* XMM 7 */ char fpu_rsrv4[14*16]; /* reserved */ int fpu_reserved1; char avx_reserved1[64]; _STRUCT_XMM_REG fpu_ymmh0; /* YMMH 0 */ _STRUCT_XMM_REG fpu_ymmh1; /* YMMH 1 */ _STRUCT_XMM_REG fpu_ymmh2; /* YMMH 2 */ _STRUCT_XMM_REG fpu_ymmh3; /* YMMH 3 */ _STRUCT_XMM_REG fpu_ymmh4; /* YMMH 4 */ _STRUCT_XMM_REG fpu_ymmh5; /* YMMH 5 */ _STRUCT_XMM_REG fpu_ymmh6; /* YMMH 6 */ _STRUCT_XMM_REG fpu_ymmh7; /* YMMH 7 */ }; #define _STRUCT_X86_AVX512_STATE32 struct i386_avx512_state _STRUCT_X86_AVX512_STATE32 { int fpu_reserved[2]; _STRUCT_FP_CONTROL fpu_fcw; /* x87 FPU control word */ _STRUCT_FP_STATUS fpu_fsw; /* x87 FPU status word */ __uint8_t fpu_ftw; /* x87 FPU tag word */ __uint8_t fpu_rsrv1; /* reserved */ __uint16_t fpu_fop; /* x87 FPU Opcode */ __uint32_t fpu_ip; /* x87 FPU Instruction Pointer offset */ __uint16_t fpu_cs; /* x87 FPU Instruction Pointer Selector */ __uint16_t fpu_rsrv2; /* reserved */ __uint32_t fpu_dp; /* x87 FPU Instruction Operand(Data) Pointer offset */ __uint16_t fpu_ds; /* x87 FPU Instruction Operand(Data) Pointer Selector */ __uint16_t fpu_rsrv3; /* reserved */ __uint32_t fpu_mxcsr; /* MXCSR Register state */ __uint32_t fpu_mxcsrmask; /* MXCSR mask */ _STRUCT_MMST_REG fpu_stmm0; /* ST0/MM0 */ _STRUCT_MMST_REG fpu_stmm1; /* ST1/MM1 */ _STRUCT_MMST_REG fpu_stmm2; /* ST2/MM2 */ _STRUCT_MMST_REG fpu_stmm3; /* ST3/MM3 */ _STRUCT_MMST_REG fpu_stmm4; /* ST4/MM4 */ _STRUCT_MMST_REG fpu_stmm5; /* ST5/MM5 */ _STRUCT_MMST_REG fpu_stmm6; /* ST6/MM6 */ _STRUCT_MMST_REG fpu_stmm7; /* ST7/MM7 */ _STRUCT_XMM_REG fpu_xmm0; /* XMM 0 */ _STRUCT_XMM_REG fpu_xmm1; /* XMM 1 */ _STRUCT_XMM_REG fpu_xmm2; /* XMM 2 */ _STRUCT_XMM_REG fpu_xmm3; /* XMM 3 */ _STRUCT_XMM_REG fpu_xmm4; /* XMM 4 */ _STRUCT_XMM_REG fpu_xmm5; /* XMM 5 */ _STRUCT_XMM_REG fpu_xmm6; /* XMM 6 */ _STRUCT_XMM_REG fpu_xmm7; /* XMM 7 */ char fpu_rsrv4[14*16]; /* reserved */ int fpu_reserved1; char avx_reserved1[64]; _STRUCT_XMM_REG fpu_ymmh0; /* YMMH 0 */ _STRUCT_XMM_REG fpu_ymmh1; /* YMMH 1 */ _STRUCT_XMM_REG fpu_ymmh2; /* YMMH 2 */ _STRUCT_XMM_REG fpu_ymmh3; /* YMMH 3 */ _STRUCT_XMM_REG fpu_ymmh4; /* YMMH 4 */ _STRUCT_XMM_REG fpu_ymmh5; /* YMMH 5 */ _STRUCT_XMM_REG fpu_ymmh6; /* YMMH 6 */ _STRUCT_XMM_REG fpu_ymmh7; /* YMMH 7 */ _STRUCT_OPMASK_REG fpu_k0; /* K0 */ _STRUCT_OPMASK_REG fpu_k1; /* K1 */ _STRUCT_OPMASK_REG fpu_k2; /* K2 */ _STRUCT_OPMASK_REG fpu_k3; /* K3 */ _STRUCT_OPMASK_REG fpu_k4; /* K4 */ _STRUCT_OPMASK_REG fpu_k5; /* K5 */ _STRUCT_OPMASK_REG fpu_k6; /* K6 */ _STRUCT_OPMASK_REG fpu_k7; /* K7 */ _STRUCT_YMM_REG fpu_zmmh0; /* ZMMH 0 */ _STRUCT_YMM_REG fpu_zmmh1; /* ZMMH 1 */ _STRUCT_YMM_REG fpu_zmmh2; /* ZMMH 2 */ _STRUCT_YMM_REG fpu_zmmh3; /* ZMMH 3 */ _STRUCT_YMM_REG fpu_zmmh4; /* ZMMH 4 */ _STRUCT_YMM_REG fpu_zmmh5; /* ZMMH 5 */ _STRUCT_YMM_REG fpu_zmmh6; /* ZMMH 6 */ _STRUCT_YMM_REG fpu_zmmh7; /* ZMMH 7 */ }; #endif /* !__DARWIN_UNIX03 */ #if __DARWIN_UNIX03 #define _STRUCT_X86_EXCEPTION_STATE32 struct __darwin_i386_exception_state _STRUCT_X86_EXCEPTION_STATE32 { __uint16_t __trapno; __uint16_t __cpu; __uint32_t __err; __uint32_t __faultvaddr; }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_X86_EXCEPTION_STATE32 struct i386_exception_state _STRUCT_X86_EXCEPTION_STATE32 { __uint16_t trapno; __uint16_t cpu; __uint32_t err; __uint32_t faultvaddr; }; #endif /* !__DARWIN_UNIX03 */ #if __DARWIN_UNIX03 #define _STRUCT_X86_DEBUG_STATE32 struct __darwin_x86_debug_state32 _STRUCT_X86_DEBUG_STATE32 { unsigned int __dr0; unsigned int __dr1; unsigned int __dr2; unsigned int __dr3; unsigned int __dr4; unsigned int __dr5; unsigned int __dr6; unsigned int __dr7; }; #define _STRUCT_X86_INSTRUCTION_STATE struct __x86_instruction_state _STRUCT_X86_INSTRUCTION_STATE { int __insn_stream_valid_bytes; int __insn_offset; int __out_of_synch; /* * non-zero when the cacheline that includes the insn_offset * is replaced in the insn_bytes array due to a mismatch * detected when comparing it with the same cacheline in memory */ #define _X86_INSTRUCTION_STATE_MAX_INSN_BYTES (2448 - 64 - 4) __uint8_t __insn_bytes[_X86_INSTRUCTION_STATE_MAX_INSN_BYTES]; #define _X86_INSTRUCTION_STATE_CACHELINE_SIZE 64 __uint8_t __insn_cacheline[_X86_INSTRUCTION_STATE_CACHELINE_SIZE]; }; #define _STRUCT_LAST_BRANCH_RECORD struct __last_branch_record _STRUCT_LAST_BRANCH_RECORD { __uint64_t __from_ip; __uint64_t __to_ip; __uint32_t __mispredict : 1, __tsx_abort : 1, __in_tsx : 1, __cycle_count: 16, __reserved : 13; }; #define _STRUCT_LAST_BRANCH_STATE struct __last_branch_state _STRUCT_LAST_BRANCH_STATE { int __lbr_count; __uint32_t __lbr_supported_tsx : 1, __lbr_supported_cycle_count : 1, __reserved : 30; #define __LASTBRANCH_MAX 32 _STRUCT_LAST_BRANCH_RECORD __lbrs[__LASTBRANCH_MAX]; }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_X86_DEBUG_STATE32 struct x86_debug_state32 _STRUCT_X86_DEBUG_STATE32 { unsigned int dr0; unsigned int dr1; unsigned int dr2; unsigned int dr3; unsigned int dr4; unsigned int dr5; unsigned int dr6; unsigned int dr7; }; #define _STRUCT_X86_INSTRUCTION_STATE struct __x86_instruction_state _STRUCT_X86_INSTRUCTION_STATE { int insn_stream_valid_bytes; int insn_offset; int out_of_synch; /* * non-zero when the cacheline that includes the insn_offset * is replaced in the insn_bytes array due to a mismatch * detected when comparing it with the same cacheline in memory */ #define x86_INSTRUCTION_STATE_MAX_INSN_BYTES (2448 - 64 - 4) __uint8_t insn_bytes[x86_INSTRUCTION_STATE_MAX_INSN_BYTES]; #define x86_INSTRUCTION_STATE_CACHELINE_SIZE 64 __uint8_t insn_cacheline[x86_INSTRUCTION_STATE_CACHELINE_SIZE]; }; #define _STRUCT_LAST_BRANCH_RECORD struct __last_branch_record _STRUCT_LAST_BRANCH_RECORD { __uint64_t from_ip; __uint64_t to_ip; __uint32_t mispredict : 1, tsx_abort : 1, in_tsx : 1, cycle_count: 16, reserved : 13; }; #define _STRUCT_LAST_BRANCH_STATE struct __last_branch_state _STRUCT_LAST_BRANCH_STATE { int lbr_count; __uint32_t lbr_supported_tsx : 1, lbr_supported_cycle_count : 1, reserved : 30; #define __LASTBRANCH_MAX 32 _STRUCT_LAST_BRANCH_RECORD lbrs[__LASTBRANCH_MAX]; }; #endif /* !__DARWIN_UNIX03 */ #define _STRUCT_X86_PAGEIN_STATE struct __x86_pagein_state _STRUCT_X86_PAGEIN_STATE { int __pagein_error; }; /* * 64 bit versions of the above */ #if __DARWIN_UNIX03 #define _STRUCT_X86_THREAD_STATE64 struct __darwin_x86_thread_state64 _STRUCT_X86_THREAD_STATE64 { __uint64_t __rax; __uint64_t __rbx; __uint64_t __rcx; __uint64_t __rdx; __uint64_t __rdi; __uint64_t __rsi; __uint64_t __rbp; __uint64_t __rsp; __uint64_t __r8; __uint64_t __r9; __uint64_t __r10; __uint64_t __r11; __uint64_t __r12; __uint64_t __r13; __uint64_t __r14; __uint64_t __r15; __uint64_t __rip; __uint64_t __rflags; __uint64_t __cs; __uint64_t __fs; __uint64_t __gs; }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_X86_THREAD_STATE64 struct x86_thread_state64 _STRUCT_X86_THREAD_STATE64 { __uint64_t rax; __uint64_t rbx; __uint64_t rcx; __uint64_t rdx; __uint64_t rdi; __uint64_t rsi; __uint64_t rbp; __uint64_t rsp; __uint64_t r8; __uint64_t r9; __uint64_t r10; __uint64_t r11; __uint64_t r12; __uint64_t r13; __uint64_t r14; __uint64_t r15; __uint64_t rip; __uint64_t rflags; __uint64_t cs; __uint64_t fs; __uint64_t gs; }; #endif /* !__DARWIN_UNIX03 */ /* * 64 bit versions of the above (complete) */ #if __DARWIN_UNIX03 #define _STRUCT_X86_THREAD_FULL_STATE64 struct __darwin_x86_thread_full_state64 _STRUCT_X86_THREAD_FULL_STATE64 { _STRUCT_X86_THREAD_STATE64 __ss64; __uint64_t __ds; __uint64_t __es; __uint64_t __ss; __uint64_t __gsbase; }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_X86_THREAD_FULL_STATE64 struct x86_thread_full_state64 _STRUCT_X86_THREAD_FULL_STATE64 { _STRUCT_X86_THREAD_STATE64 ss64; __uint64_t ds; __uint64_t es; __uint64_t ss; __uint64_t gsbase; }; #endif /* !__DARWIN_UNIX03 */ #if __DARWIN_UNIX03 #define _STRUCT_X86_FLOAT_STATE64 struct __darwin_x86_float_state64 _STRUCT_X86_FLOAT_STATE64 { int __fpu_reserved[2]; _STRUCT_FP_CONTROL __fpu_fcw; /* x87 FPU control word */ _STRUCT_FP_STATUS __fpu_fsw; /* x87 FPU status word */ __uint8_t __fpu_ftw; /* x87 FPU tag word */ __uint8_t __fpu_rsrv1; /* reserved */ __uint16_t __fpu_fop; /* x87 FPU Opcode */ /* x87 FPU Instruction Pointer */ __uint32_t __fpu_ip; /* offset */ __uint16_t __fpu_cs; /* Selector */ __uint16_t __fpu_rsrv2; /* reserved */ /* x87 FPU Instruction Operand(Data) Pointer */ __uint32_t __fpu_dp; /* offset */ __uint16_t __fpu_ds; /* Selector */ __uint16_t __fpu_rsrv3; /* reserved */ __uint32_t __fpu_mxcsr; /* MXCSR Register state */ __uint32_t __fpu_mxcsrmask; /* MXCSR mask */ _STRUCT_MMST_REG __fpu_stmm0; /* ST0/MM0 */ _STRUCT_MMST_REG __fpu_stmm1; /* ST1/MM1 */ _STRUCT_MMST_REG __fpu_stmm2; /* ST2/MM2 */ _STRUCT_MMST_REG __fpu_stmm3; /* ST3/MM3 */ _STRUCT_MMST_REG __fpu_stmm4; /* ST4/MM4 */ _STRUCT_MMST_REG __fpu_stmm5; /* ST5/MM5 */ _STRUCT_MMST_REG __fpu_stmm6; /* ST6/MM6 */ _STRUCT_MMST_REG __fpu_stmm7; /* ST7/MM7 */ _STRUCT_XMM_REG __fpu_xmm0; /* XMM 0 */ _STRUCT_XMM_REG __fpu_xmm1; /* XMM 1 */ _STRUCT_XMM_REG __fpu_xmm2; /* XMM 2 */ _STRUCT_XMM_REG __fpu_xmm3; /* XMM 3 */ _STRUCT_XMM_REG __fpu_xmm4; /* XMM 4 */ _STRUCT_XMM_REG __fpu_xmm5; /* XMM 5 */ _STRUCT_XMM_REG __fpu_xmm6; /* XMM 6 */ _STRUCT_XMM_REG __fpu_xmm7; /* XMM 7 */ _STRUCT_XMM_REG __fpu_xmm8; /* XMM 8 */ _STRUCT_XMM_REG __fpu_xmm9; /* XMM 9 */ _STRUCT_XMM_REG __fpu_xmm10; /* XMM 10 */ _STRUCT_XMM_REG __fpu_xmm11; /* XMM 11 */ _STRUCT_XMM_REG __fpu_xmm12; /* XMM 12 */ _STRUCT_XMM_REG __fpu_xmm13; /* XMM 13 */ _STRUCT_XMM_REG __fpu_xmm14; /* XMM 14 */ _STRUCT_XMM_REG __fpu_xmm15; /* XMM 15 */ char __fpu_rsrv4[6*16]; /* reserved */ int __fpu_reserved1; }; #define _STRUCT_X86_AVX_STATE64 struct __darwin_x86_avx_state64 _STRUCT_X86_AVX_STATE64 { int __fpu_reserved[2]; _STRUCT_FP_CONTROL __fpu_fcw; /* x87 FPU control word */ _STRUCT_FP_STATUS __fpu_fsw; /* x87 FPU status word */ __uint8_t __fpu_ftw; /* x87 FPU tag word */ __uint8_t __fpu_rsrv1; /* reserved */ __uint16_t __fpu_fop; /* x87 FPU Opcode */ /* x87 FPU Instruction Pointer */ __uint32_t __fpu_ip; /* offset */ __uint16_t __fpu_cs; /* Selector */ __uint16_t __fpu_rsrv2; /* reserved */ /* x87 FPU Instruction Operand(Data) Pointer */ __uint32_t __fpu_dp; /* offset */ __uint16_t __fpu_ds; /* Selector */ __uint16_t __fpu_rsrv3; /* reserved */ __uint32_t __fpu_mxcsr; /* MXCSR Register state */ __uint32_t __fpu_mxcsrmask; /* MXCSR mask */ _STRUCT_MMST_REG __fpu_stmm0; /* ST0/MM0 */ _STRUCT_MMST_REG __fpu_stmm1; /* ST1/MM1 */ _STRUCT_MMST_REG __fpu_stmm2; /* ST2/MM2 */ _STRUCT_MMST_REG __fpu_stmm3; /* ST3/MM3 */ _STRUCT_MMST_REG __fpu_stmm4; /* ST4/MM4 */ _STRUCT_MMST_REG __fpu_stmm5; /* ST5/MM5 */ _STRUCT_MMST_REG __fpu_stmm6; /* ST6/MM6 */ _STRUCT_MMST_REG __fpu_stmm7; /* ST7/MM7 */ _STRUCT_XMM_REG __fpu_xmm0; /* XMM 0 */ _STRUCT_XMM_REG __fpu_xmm1; /* XMM 1 */ _STRUCT_XMM_REG __fpu_xmm2; /* XMM 2 */ _STRUCT_XMM_REG __fpu_xmm3; /* XMM 3 */ _STRUCT_XMM_REG __fpu_xmm4; /* XMM 4 */ _STRUCT_XMM_REG __fpu_xmm5; /* XMM 5 */ _STRUCT_XMM_REG __fpu_xmm6; /* XMM 6 */ _STRUCT_XMM_REG __fpu_xmm7; /* XMM 7 */ _STRUCT_XMM_REG __fpu_xmm8; /* XMM 8 */ _STRUCT_XMM_REG __fpu_xmm9; /* XMM 9 */ _STRUCT_XMM_REG __fpu_xmm10; /* XMM 10 */ _STRUCT_XMM_REG __fpu_xmm11; /* XMM 11 */ _STRUCT_XMM_REG __fpu_xmm12; /* XMM 12 */ _STRUCT_XMM_REG __fpu_xmm13; /* XMM 13 */ _STRUCT_XMM_REG __fpu_xmm14; /* XMM 14 */ _STRUCT_XMM_REG __fpu_xmm15; /* XMM 15 */ char __fpu_rsrv4[6*16]; /* reserved */ int __fpu_reserved1; char __avx_reserved1[64]; _STRUCT_XMM_REG __fpu_ymmh0; /* YMMH 0 */ _STRUCT_XMM_REG __fpu_ymmh1; /* YMMH 1 */ _STRUCT_XMM_REG __fpu_ymmh2; /* YMMH 2 */ _STRUCT_XMM_REG __fpu_ymmh3; /* YMMH 3 */ _STRUCT_XMM_REG __fpu_ymmh4; /* YMMH 4 */ _STRUCT_XMM_REG __fpu_ymmh5; /* YMMH 5 */ _STRUCT_XMM_REG __fpu_ymmh6; /* YMMH 6 */ _STRUCT_XMM_REG __fpu_ymmh7; /* YMMH 7 */ _STRUCT_XMM_REG __fpu_ymmh8; /* YMMH 8 */ _STRUCT_XMM_REG __fpu_ymmh9; /* YMMH 9 */ _STRUCT_XMM_REG __fpu_ymmh10; /* YMMH 10 */ _STRUCT_XMM_REG __fpu_ymmh11; /* YMMH 11 */ _STRUCT_XMM_REG __fpu_ymmh12; /* YMMH 12 */ _STRUCT_XMM_REG __fpu_ymmh13; /* YMMH 13 */ _STRUCT_XMM_REG __fpu_ymmh14; /* YMMH 14 */ _STRUCT_XMM_REG __fpu_ymmh15; /* YMMH 15 */ }; #define _STRUCT_X86_AVX512_STATE64 struct __darwin_x86_avx512_state64 _STRUCT_X86_AVX512_STATE64 { int __fpu_reserved[2]; _STRUCT_FP_CONTROL __fpu_fcw; /* x87 FPU control word */ _STRUCT_FP_STATUS __fpu_fsw; /* x87 FPU status word */ __uint8_t __fpu_ftw; /* x87 FPU tag word */ __uint8_t __fpu_rsrv1; /* reserved */ __uint16_t __fpu_fop; /* x87 FPU Opcode */ /* x87 FPU Instruction Pointer */ __uint32_t __fpu_ip; /* offset */ __uint16_t __fpu_cs; /* Selector */ __uint16_t __fpu_rsrv2; /* reserved */ /* x87 FPU Instruction Operand(Data) Pointer */ __uint32_t __fpu_dp; /* offset */ __uint16_t __fpu_ds; /* Selector */ __uint16_t __fpu_rsrv3; /* reserved */ __uint32_t __fpu_mxcsr; /* MXCSR Register state */ __uint32_t __fpu_mxcsrmask; /* MXCSR mask */ _STRUCT_MMST_REG __fpu_stmm0; /* ST0/MM0 */ _STRUCT_MMST_REG __fpu_stmm1; /* ST1/MM1 */ _STRUCT_MMST_REG __fpu_stmm2; /* ST2/MM2 */ _STRUCT_MMST_REG __fpu_stmm3; /* ST3/MM3 */ _STRUCT_MMST_REG __fpu_stmm4; /* ST4/MM4 */ _STRUCT_MMST_REG __fpu_stmm5; /* ST5/MM5 */ _STRUCT_MMST_REG __fpu_stmm6; /* ST6/MM6 */ _STRUCT_MMST_REG __fpu_stmm7; /* ST7/MM7 */ _STRUCT_XMM_REG __fpu_xmm0; /* XMM 0 */ _STRUCT_XMM_REG __fpu_xmm1; /* XMM 1 */ _STRUCT_XMM_REG __fpu_xmm2; /* XMM 2 */ _STRUCT_XMM_REG __fpu_xmm3; /* XMM 3 */ _STRUCT_XMM_REG __fpu_xmm4; /* XMM 4 */ _STRUCT_XMM_REG __fpu_xmm5; /* XMM 5 */ _STRUCT_XMM_REG __fpu_xmm6; /* XMM 6 */ _STRUCT_XMM_REG __fpu_xmm7; /* XMM 7 */ _STRUCT_XMM_REG __fpu_xmm8; /* XMM 8 */ _STRUCT_XMM_REG __fpu_xmm9; /* XMM 9 */ _STRUCT_XMM_REG __fpu_xmm10; /* XMM 10 */ _STRUCT_XMM_REG __fpu_xmm11; /* XMM 11 */ _STRUCT_XMM_REG __fpu_xmm12; /* XMM 12 */ _STRUCT_XMM_REG __fpu_xmm13; /* XMM 13 */ _STRUCT_XMM_REG __fpu_xmm14; /* XMM 14 */ _STRUCT_XMM_REG __fpu_xmm15; /* XMM 15 */ char __fpu_rsrv4[6*16]; /* reserved */ int __fpu_reserved1; char __avx_reserved1[64]; _STRUCT_XMM_REG __fpu_ymmh0; /* YMMH 0 */ _STRUCT_XMM_REG __fpu_ymmh1; /* YMMH 1 */ _STRUCT_XMM_REG __fpu_ymmh2; /* YMMH 2 */ _STRUCT_XMM_REG __fpu_ymmh3; /* YMMH 3 */ _STRUCT_XMM_REG __fpu_ymmh4; /* YMMH 4 */ _STRUCT_XMM_REG __fpu_ymmh5; /* YMMH 5 */ _STRUCT_XMM_REG __fpu_ymmh6; /* YMMH 6 */ _STRUCT_XMM_REG __fpu_ymmh7; /* YMMH 7 */ _STRUCT_XMM_REG __fpu_ymmh8; /* YMMH 8 */ _STRUCT_XMM_REG __fpu_ymmh9; /* YMMH 9 */ _STRUCT_XMM_REG __fpu_ymmh10; /* YMMH 10 */ _STRUCT_XMM_REG __fpu_ymmh11; /* YMMH 11 */ _STRUCT_XMM_REG __fpu_ymmh12; /* YMMH 12 */ _STRUCT_XMM_REG __fpu_ymmh13; /* YMMH 13 */ _STRUCT_XMM_REG __fpu_ymmh14; /* YMMH 14 */ _STRUCT_XMM_REG __fpu_ymmh15; /* YMMH 15 */ _STRUCT_OPMASK_REG __fpu_k0; /* K0 */ _STRUCT_OPMASK_REG __fpu_k1; /* K1 */ _STRUCT_OPMASK_REG __fpu_k2; /* K2 */ _STRUCT_OPMASK_REG __fpu_k3; /* K3 */ _STRUCT_OPMASK_REG __fpu_k4; /* K4 */ _STRUCT_OPMASK_REG __fpu_k5; /* K5 */ _STRUCT_OPMASK_REG __fpu_k6; /* K6 */ _STRUCT_OPMASK_REG __fpu_k7; /* K7 */ _STRUCT_YMM_REG __fpu_zmmh0; /* ZMMH 0 */ _STRUCT_YMM_REG __fpu_zmmh1; /* ZMMH 1 */ _STRUCT_YMM_REG __fpu_zmmh2; /* ZMMH 2 */ _STRUCT_YMM_REG __fpu_zmmh3; /* ZMMH 3 */ _STRUCT_YMM_REG __fpu_zmmh4; /* ZMMH 4 */ _STRUCT_YMM_REG __fpu_zmmh5; /* ZMMH 5 */ _STRUCT_YMM_REG __fpu_zmmh6; /* ZMMH 6 */ _STRUCT_YMM_REG __fpu_zmmh7; /* ZMMH 7 */ _STRUCT_YMM_REG __fpu_zmmh8; /* ZMMH 8 */ _STRUCT_YMM_REG __fpu_zmmh9; /* ZMMH 9 */ _STRUCT_YMM_REG __fpu_zmmh10; /* ZMMH 10 */ _STRUCT_YMM_REG __fpu_zmmh11; /* ZMMH 11 */ _STRUCT_YMM_REG __fpu_zmmh12; /* ZMMH 12 */ _STRUCT_YMM_REG __fpu_zmmh13; /* ZMMH 13 */ _STRUCT_YMM_REG __fpu_zmmh14; /* ZMMH 14 */ _STRUCT_YMM_REG __fpu_zmmh15; /* ZMMH 15 */ _STRUCT_ZMM_REG __fpu_zmm16; /* ZMM 16 */ _STRUCT_ZMM_REG __fpu_zmm17; /* ZMM 17 */ _STRUCT_ZMM_REG __fpu_zmm18; /* ZMM 18 */ _STRUCT_ZMM_REG __fpu_zmm19; /* ZMM 19 */ _STRUCT_ZMM_REG __fpu_zmm20; /* ZMM 20 */ _STRUCT_ZMM_REG __fpu_zmm21; /* ZMM 21 */ _STRUCT_ZMM_REG __fpu_zmm22; /* ZMM 22 */ _STRUCT_ZMM_REG __fpu_zmm23; /* ZMM 23 */ _STRUCT_ZMM_REG __fpu_zmm24; /* ZMM 24 */ _STRUCT_ZMM_REG __fpu_zmm25; /* ZMM 25 */ _STRUCT_ZMM_REG __fpu_zmm26; /* ZMM 26 */ _STRUCT_ZMM_REG __fpu_zmm27; /* ZMM 27 */ _STRUCT_ZMM_REG __fpu_zmm28; /* ZMM 28 */ _STRUCT_ZMM_REG __fpu_zmm29; /* ZMM 29 */ _STRUCT_ZMM_REG __fpu_zmm30; /* ZMM 30 */ _STRUCT_ZMM_REG __fpu_zmm31; /* ZMM 31 */ }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_X86_FLOAT_STATE64 struct x86_float_state64 _STRUCT_X86_FLOAT_STATE64 { int fpu_reserved[2]; _STRUCT_FP_CONTROL fpu_fcw; /* x87 FPU control word */ _STRUCT_FP_STATUS fpu_fsw; /* x87 FPU status word */ __uint8_t fpu_ftw; /* x87 FPU tag word */ __uint8_t fpu_rsrv1; /* reserved */ __uint16_t fpu_fop; /* x87 FPU Opcode */ /* x87 FPU Instruction Pointer */ __uint32_t fpu_ip; /* offset */ __uint16_t fpu_cs; /* Selector */ __uint16_t fpu_rsrv2; /* reserved */ /* x87 FPU Instruction Operand(Data) Pointer */ __uint32_t fpu_dp; /* offset */ __uint16_t fpu_ds; /* Selector */ __uint16_t fpu_rsrv3; /* reserved */ __uint32_t fpu_mxcsr; /* MXCSR Register state */ __uint32_t fpu_mxcsrmask; /* MXCSR mask */ _STRUCT_MMST_REG fpu_stmm0; /* ST0/MM0 */ _STRUCT_MMST_REG fpu_stmm1; /* ST1/MM1 */ _STRUCT_MMST_REG fpu_stmm2; /* ST2/MM2 */ _STRUCT_MMST_REG fpu_stmm3; /* ST3/MM3 */ _STRUCT_MMST_REG fpu_stmm4; /* ST4/MM4 */ _STRUCT_MMST_REG fpu_stmm5; /* ST5/MM5 */ _STRUCT_MMST_REG fpu_stmm6; /* ST6/MM6 */ _STRUCT_MMST_REG fpu_stmm7; /* ST7/MM7 */ _STRUCT_XMM_REG fpu_xmm0; /* XMM 0 */ _STRUCT_XMM_REG fpu_xmm1; /* XMM 1 */ _STRUCT_XMM_REG fpu_xmm2; /* XMM 2 */ _STRUCT_XMM_REG fpu_xmm3; /* XMM 3 */ _STRUCT_XMM_REG fpu_xmm4; /* XMM 4 */ _STRUCT_XMM_REG fpu_xmm5; /* XMM 5 */ _STRUCT_XMM_REG fpu_xmm6; /* XMM 6 */ _STRUCT_XMM_REG fpu_xmm7; /* XMM 7 */ _STRUCT_XMM_REG fpu_xmm8; /* XMM 8 */ _STRUCT_XMM_REG fpu_xmm9; /* XMM 9 */ _STRUCT_XMM_REG fpu_xmm10; /* XMM 10 */ _STRUCT_XMM_REG fpu_xmm11; /* XMM 11 */ _STRUCT_XMM_REG fpu_xmm12; /* XMM 12 */ _STRUCT_XMM_REG fpu_xmm13; /* XMM 13 */ _STRUCT_XMM_REG fpu_xmm14; /* XMM 14 */ _STRUCT_XMM_REG fpu_xmm15; /* XMM 15 */ char fpu_rsrv4[6*16]; /* reserved */ int fpu_reserved1; }; #define _STRUCT_X86_AVX_STATE64 struct x86_avx_state64 _STRUCT_X86_AVX_STATE64 { int fpu_reserved[2]; _STRUCT_FP_CONTROL fpu_fcw; /* x87 FPU control word */ _STRUCT_FP_STATUS fpu_fsw; /* x87 FPU status word */ __uint8_t fpu_ftw; /* x87 FPU tag word */ __uint8_t fpu_rsrv1; /* reserved */ __uint16_t fpu_fop; /* x87 FPU Opcode */ /* x87 FPU Instruction Pointer */ __uint32_t fpu_ip; /* offset */ __uint16_t fpu_cs; /* Selector */ __uint16_t fpu_rsrv2; /* reserved */ /* x87 FPU Instruction Operand(Data) Pointer */ __uint32_t fpu_dp; /* offset */ __uint16_t fpu_ds; /* Selector */ __uint16_t fpu_rsrv3; /* reserved */ __uint32_t fpu_mxcsr; /* MXCSR Register state */ __uint32_t fpu_mxcsrmask; /* MXCSR mask */ _STRUCT_MMST_REG fpu_stmm0; /* ST0/MM0 */ _STRUCT_MMST_REG fpu_stmm1; /* ST1/MM1 */ _STRUCT_MMST_REG fpu_stmm2; /* ST2/MM2 */ _STRUCT_MMST_REG fpu_stmm3; /* ST3/MM3 */ _STRUCT_MMST_REG fpu_stmm4; /* ST4/MM4 */ _STRUCT_MMST_REG fpu_stmm5; /* ST5/MM5 */ _STRUCT_MMST_REG fpu_stmm6; /* ST6/MM6 */ _STRUCT_MMST_REG fpu_stmm7; /* ST7/MM7 */ _STRUCT_XMM_REG fpu_xmm0; /* XMM 0 */ _STRUCT_XMM_REG fpu_xmm1; /* XMM 1 */ _STRUCT_XMM_REG fpu_xmm2; /* XMM 2 */ _STRUCT_XMM_REG fpu_xmm3; /* XMM 3 */ _STRUCT_XMM_REG fpu_xmm4; /* XMM 4 */ _STRUCT_XMM_REG fpu_xmm5; /* XMM 5 */ _STRUCT_XMM_REG fpu_xmm6; /* XMM 6 */ _STRUCT_XMM_REG fpu_xmm7; /* XMM 7 */ _STRUCT_XMM_REG fpu_xmm8; /* XMM 8 */ _STRUCT_XMM_REG fpu_xmm9; /* XMM 9 */ _STRUCT_XMM_REG fpu_xmm10; /* XMM 10 */ _STRUCT_XMM_REG fpu_xmm11; /* XMM 11 */ _STRUCT_XMM_REG fpu_xmm12; /* XMM 12 */ _STRUCT_XMM_REG fpu_xmm13; /* XMM 13 */ _STRUCT_XMM_REG fpu_xmm14; /* XMM 14 */ _STRUCT_XMM_REG fpu_xmm15; /* XMM 15 */ char fpu_rsrv4[6*16]; /* reserved */ int fpu_reserved1; char avx_reserved1[64]; _STRUCT_XMM_REG fpu_ymmh0; /* YMMH 0 */ _STRUCT_XMM_REG fpu_ymmh1; /* YMMH 1 */ _STRUCT_XMM_REG fpu_ymmh2; /* YMMH 2 */ _STRUCT_XMM_REG fpu_ymmh3; /* YMMH 3 */ _STRUCT_XMM_REG fpu_ymmh4; /* YMMH 4 */ _STRUCT_XMM_REG fpu_ymmh5; /* YMMH 5 */ _STRUCT_XMM_REG fpu_ymmh6; /* YMMH 6 */ _STRUCT_XMM_REG fpu_ymmh7; /* YMMH 7 */ _STRUCT_XMM_REG fpu_ymmh8; /* YMMH 8 */ _STRUCT_XMM_REG fpu_ymmh9; /* YMMH 9 */ _STRUCT_XMM_REG fpu_ymmh10; /* YMMH 10 */ _STRUCT_XMM_REG fpu_ymmh11; /* YMMH 11 */ _STRUCT_XMM_REG fpu_ymmh12; /* YMMH 12 */ _STRUCT_XMM_REG fpu_ymmh13; /* YMMH 13 */ _STRUCT_XMM_REG fpu_ymmh14; /* YMMH 14 */ _STRUCT_XMM_REG fpu_ymmh15; /* YMMH 15 */ }; #define _STRUCT_X86_AVX512_STATE64 struct x86_avx512_state64 _STRUCT_X86_AVX512_STATE64 { int fpu_reserved[2]; _STRUCT_FP_CONTROL fpu_fcw; /* x87 FPU control word */ _STRUCT_FP_STATUS fpu_fsw; /* x87 FPU status word */ __uint8_t fpu_ftw; /* x87 FPU tag word */ __uint8_t fpu_rsrv1; /* reserved */ __uint16_t fpu_fop; /* x87 FPU Opcode */ /* x87 FPU Instruction Pointer */ __uint32_t fpu_ip; /* offset */ __uint16_t fpu_cs; /* Selector */ __uint16_t fpu_rsrv2; /* reserved */ /* x87 FPU Instruction Operand(Data) Pointer */ __uint32_t fpu_dp; /* offset */ __uint16_t fpu_ds; /* Selector */ __uint16_t fpu_rsrv3; /* reserved */ __uint32_t fpu_mxcsr; /* MXCSR Register state */ __uint32_t fpu_mxcsrmask; /* MXCSR mask */ _STRUCT_MMST_REG fpu_stmm0; /* ST0/MM0 */ _STRUCT_MMST_REG fpu_stmm1; /* ST1/MM1 */ _STRUCT_MMST_REG fpu_stmm2; /* ST2/MM2 */ _STRUCT_MMST_REG fpu_stmm3; /* ST3/MM3 */ _STRUCT_MMST_REG fpu_stmm4; /* ST4/MM4 */ _STRUCT_MMST_REG fpu_stmm5; /* ST5/MM5 */ _STRUCT_MMST_REG fpu_stmm6; /* ST6/MM6 */ _STRUCT_MMST_REG fpu_stmm7; /* ST7/MM7 */ _STRUCT_XMM_REG fpu_xmm0; /* XMM 0 */ _STRUCT_XMM_REG fpu_xmm1; /* XMM 1 */ _STRUCT_XMM_REG fpu_xmm2; /* XMM 2 */ _STRUCT_XMM_REG fpu_xmm3; /* XMM 3 */ _STRUCT_XMM_REG fpu_xmm4; /* XMM 4 */ _STRUCT_XMM_REG fpu_xmm5; /* XMM 5 */ _STRUCT_XMM_REG fpu_xmm6; /* XMM 6 */ _STRUCT_XMM_REG fpu_xmm7; /* XMM 7 */ _STRUCT_XMM_REG fpu_xmm8; /* XMM 8 */ _STRUCT_XMM_REG fpu_xmm9; /* XMM 9 */ _STRUCT_XMM_REG fpu_xmm10; /* XMM 10 */ _STRUCT_XMM_REG fpu_xmm11; /* XMM 11 */ _STRUCT_XMM_REG fpu_xmm12; /* XMM 12 */ _STRUCT_XMM_REG fpu_xmm13; /* XMM 13 */ _STRUCT_XMM_REG fpu_xmm14; /* XMM 14 */ _STRUCT_XMM_REG fpu_xmm15; /* XMM 15 */ char fpu_rsrv4[6*16]; /* reserved */ int fpu_reserved1; char avx_reserved1[64]; _STRUCT_XMM_REG fpu_ymmh0; /* YMMH 0 */ _STRUCT_XMM_REG fpu_ymmh1; /* YMMH 1 */ _STRUCT_XMM_REG fpu_ymmh2; /* YMMH 2 */ _STRUCT_XMM_REG fpu_ymmh3; /* YMMH 3 */ _STRUCT_XMM_REG fpu_ymmh4; /* YMMH 4 */ _STRUCT_XMM_REG fpu_ymmh5; /* YMMH 5 */ _STRUCT_XMM_REG fpu_ymmh6; /* YMMH 6 */ _STRUCT_XMM_REG fpu_ymmh7; /* YMMH 7 */ _STRUCT_XMM_REG fpu_ymmh8; /* YMMH 8 */ _STRUCT_XMM_REG fpu_ymmh9; /* YMMH 9 */ _STRUCT_XMM_REG fpu_ymmh10; /* YMMH 10 */ _STRUCT_XMM_REG fpu_ymmh11; /* YMMH 11 */ _STRUCT_XMM_REG fpu_ymmh12; /* YMMH 12 */ _STRUCT_XMM_REG fpu_ymmh13; /* YMMH 13 */ _STRUCT_XMM_REG fpu_ymmh14; /* YMMH 14 */ _STRUCT_XMM_REG fpu_ymmh15; /* YMMH 15 */ _STRUCT_OPMASK_REG fpu_k0; /* K0 */ _STRUCT_OPMASK_REG fpu_k1; /* K1 */ _STRUCT_OPMASK_REG fpu_k2; /* K2 */ _STRUCT_OPMASK_REG fpu_k3; /* K3 */ _STRUCT_OPMASK_REG fpu_k4; /* K4 */ _STRUCT_OPMASK_REG fpu_k5; /* K5 */ _STRUCT_OPMASK_REG fpu_k6; /* K6 */ _STRUCT_OPMASK_REG fpu_k7; /* K7 */ _STRUCT_YMM_REG fpu_zmmh0; /* ZMMH 0 */ _STRUCT_YMM_REG fpu_zmmh1; /* ZMMH 1 */ _STRUCT_YMM_REG fpu_zmmh2; /* ZMMH 2 */ _STRUCT_YMM_REG fpu_zmmh3; /* ZMMH 3 */ _STRUCT_YMM_REG fpu_zmmh4; /* ZMMH 4 */ _STRUCT_YMM_REG fpu_zmmh5; /* ZMMH 5 */ _STRUCT_YMM_REG fpu_zmmh6; /* ZMMH 6 */ _STRUCT_YMM_REG fpu_zmmh7; /* ZMMH 7 */ _STRUCT_YMM_REG fpu_zmmh8; /* ZMMH 8 */ _STRUCT_YMM_REG fpu_zmmh9; /* ZMMH 9 */ _STRUCT_YMM_REG fpu_zmmh10; /* ZMMH 10 */ _STRUCT_YMM_REG fpu_zmmh11; /* ZMMH 11 */ _STRUCT_YMM_REG fpu_zmmh12; /* ZMMH 12 */ _STRUCT_YMM_REG fpu_zmmh13; /* ZMMH 13 */ _STRUCT_YMM_REG fpu_zmmh14; /* ZMMH 14 */ _STRUCT_YMM_REG fpu_zmmh15; /* ZMMH 15 */ _STRUCT_ZMM_REG fpu_zmm16; /* ZMM 16 */ _STRUCT_ZMM_REG fpu_zmm17; /* ZMM 17 */ _STRUCT_ZMM_REG fpu_zmm18; /* ZMM 18 */ _STRUCT_ZMM_REG fpu_zmm19; /* ZMM 19 */ _STRUCT_ZMM_REG fpu_zmm20; /* ZMM 20 */ _STRUCT_ZMM_REG fpu_zmm21; /* ZMM 21 */ _STRUCT_ZMM_REG fpu_zmm22; /* ZMM 22 */ _STRUCT_ZMM_REG fpu_zmm23; /* ZMM 23 */ _STRUCT_ZMM_REG fpu_zmm24; /* ZMM 24 */ _STRUCT_ZMM_REG fpu_zmm25; /* ZMM 25 */ _STRUCT_ZMM_REG fpu_zmm26; /* ZMM 26 */ _STRUCT_ZMM_REG fpu_zmm27; /* ZMM 27 */ _STRUCT_ZMM_REG fpu_zmm28; /* ZMM 28 */ _STRUCT_ZMM_REG fpu_zmm29; /* ZMM 29 */ _STRUCT_ZMM_REG fpu_zmm30; /* ZMM 30 */ _STRUCT_ZMM_REG fpu_zmm31; /* ZMM 31 */ }; #endif /* !__DARWIN_UNIX03 */ #if __DARWIN_UNIX03 #define _STRUCT_X86_EXCEPTION_STATE64 struct __darwin_x86_exception_state64 _STRUCT_X86_EXCEPTION_STATE64 { __uint16_t __trapno; __uint16_t __cpu; __uint32_t __err; __uint64_t __faultvaddr; }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_X86_EXCEPTION_STATE64 struct x86_exception_state64 _STRUCT_X86_EXCEPTION_STATE64 { __uint16_t trapno; __uint16_t cpu; __uint32_t err; __uint64_t faultvaddr; }; #endif /* !__DARWIN_UNIX03 */ #if __DARWIN_UNIX03 #define _STRUCT_X86_DEBUG_STATE64 struct __darwin_x86_debug_state64 _STRUCT_X86_DEBUG_STATE64 { __uint64_t __dr0; __uint64_t __dr1; __uint64_t __dr2; __uint64_t __dr3; __uint64_t __dr4; __uint64_t __dr5; __uint64_t __dr6; __uint64_t __dr7; }; #else /* !__DARWIN_UNIX03 */ #define _STRUCT_X86_DEBUG_STATE64 struct x86_debug_state64 _STRUCT_X86_DEBUG_STATE64 { __uint64_t dr0; __uint64_t dr1; __uint64_t dr2; __uint64_t dr3; __uint64_t dr4; __uint64_t dr5; __uint64_t dr6; __uint64_t dr7; }; #endif /* !__DARWIN_UNIX03 */ #if __DARWIN_UNIX03 #define _STRUCT_X86_CPMU_STATE64 struct __darwin_x86_cpmu_state64 _STRUCT_X86_CPMU_STATE64 { __uint64_t __ctrs[16]; }; #else /* __DARWIN_UNIX03 */ #define _STRUCT_X86_CPMU_STATE64 struct x86_cpmu_state64 _STRUCT_X86_CPMU_STATE64 { __uint64_t ctrs[16]; }; #endif /* !__DARWIN_UNIX03 */ #endif /* defined (__i386__) || defined (__x86_64__) */ #endif /* _MACH_I386__STRUCTS_H_ */ |