Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 | /* * Copyright (c) 2017-2019 Apple Inc. All rights reserved. * * @APPLE_OSREFERENCE_LICENSE_HEADER_START@ * * This file contains Original Code and/or Modifications of Original Code * as defined in and that are subject to the Apple Public Source License * Version 2.0 (the 'License'). You may not use this file except in * compliance with the License. The rights granted to you under the License * may not be used to create, or enable the creation or redistribution of, * unlawful or unlicensed copies of an Apple operating system, or to * circumvent, violate, or enable the circumvention or violation of, any * terms of an Apple operating system software license agreement. * * Please obtain a copy of the License at * http://www.opensource.apple.com/apsl/ and read it before using this file. * * The Original Code and all software distributed under the License are * distributed on an 'AS IS' basis, WITHOUT WARRANTY OF ANY KIND, EITHER * EXPRESS OR IMPLIED, AND APPLE HEREBY DISCLAIMS ALL SUCH WARRANTIES, * INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT OR NON-INFRINGEMENT. * Please see the License for the specific language governing rights and * limitations under the License. * * @APPLE_OSREFERENCE_LICENSE_HEADER_END@ */ /* * ucode.c * * Microcode updater interface sysctl */ #include <kern/locks.h> #include <i386/ucode.h> #include <sys/errno.h> #include <i386/proc_reg.h> #include <i386/cpuid.h> #include <vm/vm_kern_xnu.h> #include <i386/cpu_data.h> // mp_*_preemption #include <i386/mp.h> // mp_cpus_call #include <i386/commpage/commpage.h> #include <i386/fpu.h> #include <machine/cpu_number.h> // cpu_number #include <pexpert/pexpert.h> // boot-args #define IA32_BIOS_UPDT_TRIG (0x79) /* microcode update trigger MSR */ struct intel_ucupdate *global_update = NULL; /* Exceute the actual update! */ static void update_microcode(void) { /* SDM Example 9-8 code shows that we load the * address of the UpdateData within the microcode blob, * not the address of the header. */ wrmsr64(IA32_BIOS_UPDT_TRIG, (uint64_t)(uintptr_t)&global_update->data); } /* locks */ static LCK_GRP_DECLARE(ucode_slock_grp, "uccode_lock"); static LCK_SPIN_DECLARE(ucode_slock, &ucode_slock_grp); /* Copy in an update */ static int copyin_update(uint64_t inaddr) { struct intel_ucupdate update_header; struct intel_ucupdate *update; vm_size_t size; kern_return_t ret; int error; /* Copy in enough header to peek at the size */ error = copyin((user_addr_t)inaddr, (void *)&update_header, sizeof(update_header)); if (error) { return error; } /* Get the actual, alleged size */ size = update_header.total_size; /* huge bogus piece of data that somehow made it through? */ if (size >= 1024 * 1024) { return ENOMEM; } /* Old microcodes? */ if (size == 0) { size = 2048; /* default update size; see SDM */ } /* * create the buffer for the update * It need only be aligned to 16-bytes, according to the SDM. * This also wires it down */ ret = kmem_alloc(kernel_map, (vm_offset_t *)&update, size, KMA_KOBJECT | KMA_DATA, VM_KERN_MEMORY_OSFMK); if (ret != KERN_SUCCESS) { return ENOMEM; } /* Copy it in */ error = copyin((user_addr_t)inaddr, (void*)update, size); if (error) { kmem_free(kernel_map, (vm_offset_t)update, size); return error; } global_update = update; return 0; } static void cpu_apply_microcode(void) { /* grab the lock */ lck_spin_lock(&ucode_slock); /* execute the update */ update_microcode(); /* release the lock */ lck_spin_unlock(&ucode_slock); } static void cpu_update(__unused void *arg) { cpu_apply_microcode(); cpuid_do_was(); } /* * This is called once by every CPU on a wake from sleep/hibernate * and is meant to re-apply a microcode update that got lost * by sleeping. */ void ucode_update_wake_and_apply_cpu_was() { if (global_update) { kprintf("ucode: Re-applying update after wake (CPU #%d)\n", cpu_number()); cpu_update(NULL); } else { cpuid_do_was(); #if DEBUG kprintf("ucode: No update to apply (CPU #%d)\n", cpu_number()); #endif } } static void ucode_cpuid_set_info(void) { uint64_t saved_xcr0, dest_xcr0; int need_xcr0_restore = 0; boolean_t intrs_enabled = ml_set_interrupts_enabled(FALSE); /* * Before we cache the CPUID information, we must configure XCR0 with the maximal set of * features to ensure the save area returned in the xsave leaf is correctly-sized. * * Since we are guaranteed that init_fpu() has already happened, we can use state * variables set there that were already predicated on the presence of explicit * boot-args enables/disables. */ if (fpu_capability == AVX512 || fpu_capability == AVX) { saved_xcr0 = xgetbv(XCR0); dest_xcr0 = (fpu_capability == AVX512) ? AVX512_XMASK : AVX_XMASK; assert((get_cr4() & CR4_OSXSAVE) != 0); if (saved_xcr0 != dest_xcr0) { need_xcr0_restore = 1; xsetbv(dest_xcr0 >> 32, dest_xcr0 & 0xFFFFFFFFUL); } } cpuid_set_info(); if (need_xcr0_restore) { xsetbv(saved_xcr0 >> 32, saved_xcr0 & 0xFFFFFFFFUL); } ml_set_interrupts_enabled(intrs_enabled); } /* Farm an update out to all CPUs */ static void xcpu_update(void) { cpumask_t dest_cpumask; mp_disable_preemption(); dest_cpumask = CPUMASK_OTHERS; cpu_apply_microcode(); /* Update the cpuid info */ ucode_cpuid_set_info(); mp_enable_preemption(); /* Get all other CPUs to perform the update */ /* * Calling mp_cpus_call with the ASYNC flag ensures that the * IPI dispatch occurs in parallel, but that we will not * proceed until all targeted CPUs complete the microcode * update. */ mp_cpus_call(dest_cpumask, ASYNC, cpu_update, NULL); /* Update the commpage only after we update all CPUs' microcode */ commpage_post_ucode_update(); } /* * sysctl function * */ int ucode_interface(uint64_t addr) { int error; char arg[16]; if (PE_parse_boot_argn("-x", arg, sizeof(arg))) { printf("ucode: no updates in safe mode\n"); return EPERM; } #if !DEBUG /* * Userland may only call this once per boot. Anything else * would not make sense (all updates are cumulative), and also * leak memory, because we don't free previous updates. */ if (global_update) { return EPERM; } #endif /* Get the whole microcode */ error = copyin_update(addr); if (error) { return error; } /* Farm out the updates */ xcpu_update(); return 0; } |